


Final Exam

(April 21st @ 7:00 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (12 PTS)

- Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1001$, $Q = Q_3Q_2Q_1Q_0$




PROBLEM 2 (20 PTS)

- Provide the State Diagram (any representation), the Excitation Table, and the Excitation equations of the following Finite State Machine: (12 pts)





- Complete the timing diagram of the circuit shown below: (8 pts)




PROBLEM 3 (20 PTS)

- Iterative unsigned multiplier: Complete the following timing diagram of the following digital circuit that includes an FSM (in ASM form) and a datapath circuit.
Register (for P): *sclr*: synchronous clear. Here, if *sclr* = *E* = 1, the register contents are initialized to 0.
Parallel access shift register (for A and B): If *E* = 1: *s_l* = 1 → Load, *s_l* = 0 → Shift




PROBLEM 4 (15 PTS)

- Sequence detector: Draw the State Diagram (any representation) and the Excitation Table of a circuit with an input x and output z . The machine has to generate $z = 1$ when it detects the sequence 0110. Once the sequence is detected, the circuits looks for a new sequence.
- The signal E is an input enable: It validates the input x , i.e., if $E = 1$, x is valid, otherwise x is not valid.



PROBLEM 5 (18 PTS)

- Design a counter using a Finite State Machine (FSM):
Counter features:
 - ✓ Count: **00**, 11, 01, 10, **00**, 11, 01, ...
 - ✓ *resetn*: Asynchronous active-low input signal. It initializes the count to "00"
 - ✓ Input E : Synchronous input that increases the count when it is set to '1'.
 - ✓ output z : It becomes '1' when the count is 10.
- Provide the State Diagram (any representation), State Table, and the Excitation Table. Is this a Mealy or a Moore machine? Why? (10 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. (3 pts)



PROBLEM 6 (15 PTS)

- Draw the State Diagram (in ASM form) of the FSM whose VHDL description is shown below. Is it a Mealy or Moore FSM?
- Complete the Timing Diagram.

```
library ieee;
use ieee.std_logic_1164.all;

entity circ is
    port ( clk, resetn: in std_logic;
          s, b, z: in std_logic;
          done, r, q: out std_logic);
end circ;
```

```
architecture behavioral of circ is
    type state is (S1, S2, S3);
    signal y: state;
begin
    Transitions: process (resetn, clk, s, b, z)
    begin
        if resetn = '0' then y <= S1;
        elsif (clk'event and clk = '1') then
            case y is
                when S1 =>
                    if s = '1' then y <= S2; else y <= S1; end if;

                when S2 =>
                    if z = '1' then
                        y <= S3;
                    else
                        if b = '0' then y <= S2; else y <= S3; end if;
                    end if;

                when S3 =>
                    if s = '1' then y <= S3; else y <= S1; end if;
            end case;
        end if;
    end process;

    Outputs: process (y, z, b)
    begin
        done <= '0'; q <= '0'; r <= '0';
        case y is
            when S1 => if s = '1' then q <= '1'; end if;
            when S2 => if z = '0' then
                            if b = '1' then
                                q <= '1';
                            else
                                r <= '1';
                            end if;
                        else
                            r <= '1';
                        end if;
            when S3 => if s = '0' then done <= '1'; end if;
        end case;
    end process;
end behavioral;
```

